An intensive study has been performed to understand and tune deep reactive ion etch (DRIE) processes for optimum results with respect to the silicon etch rate, etch profile and mask etch selectivity (in order of priority) using state-of-the-art dual power source DRIE equipment. The research compares pulsed-mode DRIE processes (e.g. Bosch technique) and mixed-mode DRIE processes (e.g. cryostat technique). In both techniques, an inhibitor is added to fluorine-based plasma to achieve directional etching, which is formed out of an oxide-forming (O 2 ) or a fluorocarbon (FC) gas (C 4 F 8 or CHF 3 ). The inhibitor can be introduced together with the etch gas, which is named a mixed-mode DRIE process, or the inhibitor can be added in a time-multiplexed manner, which will be termed a pulsed-mode DRIE process. Next, the most convenient mode of operation found in this study is highlighted including some remarks to ensure proper etching (i.e. step synchronization in pulsed-mode operation and heat control of the wafer). First of all, for the fabrication of directional profiles, pulsed-mode DRIE is far easier to handle, is more robust with respect to the pattern layout and has the potential of achieving much higher mask etch selectivity, whereas in a mixed-mode the etch rate is higher and sidewall scalloping is prohibited. It is found that both pulsed-mode CHF 3 and C 4 F 8 are perfectly suited to perform high speed directional etching, although they have the drawback of leaving the FC residue at the sidewalls of etched structures. They show an identical result when the flow of CHF 3 is roughly 30 times the flow of C 4 F 8 , and the amount of gas needed for a comparable result decreases rapidly while lowering the temperature from room down to cryogenic (and increasing the etch rate). Moreover, lowering the temperature lowers the mask erosion rate substantially (and so the mask selectivity improves). The pulsed-mode O 2 is FC-free but shows only tolerable anisotropic results at −120
proposed to enable sufficient inhibiting strength and improved profile control up to room temperature. Pulsed-mode processing, the second important aspect, is commonly performed in a cycle using two separate steps: etch and deposition. Sometimes, a three-step cycle is adopted using a separate step to clean the bottom of etching features. This study highlights an issue, known by the authors but not discussed before in the literature: the need for proper synchronization between gas and bias pulses to explore the benefit of three steps. The transport of gas from the mass flow controller towards the wafer takes time, whereas the application of bias to the wafer is relatively instantaneous. This delay causes a problem with respect to synchronization when decreasing the step time towards a value close to the gas residence time. It is proposed to upgrade the software with a delay time module for the bias pulses to be in pace with the gas pulses. If properly designed, the delay module makes it possible to switch on the bias exactly during the arrival of the gas for the bottom removal step and so it will minimize the ionic impact because now etch and deposition steps can be performed virtually without bias. This will increase the mask etch selectivity and lower the heat impact significantly. Moreover, the extra bottom removal step can be performed at (also synchronized!) low pressure and therefore opens a window for improved aspect ratios. The temperature control of the wafer, a third aspect of this study, at a higher etch rate and longer etch time, needs critical attention, because it drastically limits the DRIE performance. It is stressed that the exothermic reaction (high silicon loading) and ionic impact (due to metallic masks and/or exposed silicon) are the main sources of heat that might raise the wafer temperature uncontrollably, and they show the weakness of the helium backside technique using mechanical clamping. Electrostatic clamping, an alternative technique, should minimize this problem because it is less susceptible to heat transfer when its thermal resistance and the gap of the helium backside cavity are minimized; however, it is not a subject of the current study. Because oxygen-growth-based etch processes (due to their ultra thin inhibiting layer) rely more heavily on a constant wafer temperature than fluorocarbon-based processes, oxygen etches are more affected by temperature fluctuations and drifts during the etching. The fourth outcome of this review is a phenomenological model, which explains and predicts many features with respect to loading, flow and pressure behaviour in DRIE equipment including a diffusion zone. The model is a reshape of the flow model constructed by Mogab, who studied the loading effect in plasma etching. Despite the downside of needing a cryostat, it is shown that-when selecting proper conditions-a cryogenic two-step pulsed mode can be used as a successful technique to achieve high speed and selective plasma etching with an etch rate around 25 μm min −1 (<1% silicon load) with nearly vertical walls and resist etch selectivity beyond 1000. With the model in hand, it can be predicted that the etch rate can be doubled (50 μm min −1 at an efficiency of 33% for the fluorine generation from the SF 6 feed gas) by minimizing the time the free radicals need to pass the diffusion zone. It is anticipated that this residence time can be reduced sufficiently by a proper inductive coupled plasma (ICP) source design (e.g. plasma shower head and concentrator). In order to preserve the correct profile at such high etch rates, the pressure during the bottom removal step should be minimized and, therefore, the synchronized three-step pulsed mode is believed to be essential to reach such high etch rates with sufficient profile control. In order to improve the etch rate even further, the ICP power should be enhanced; the upgrading of the turbopump seems not yet to be relevant because the throttle valve in the current study had to be used to restrict the turbo efficiency. In order to have a versatile list of state-of-the-art references, it has been decided to arrange it in subjects. The categories concerning plasma physics and applications are, for example, books, reviews, general topics, fluorine-based plasmas, plasma mixtures with oxygen at room temperature, wafer heat transfer and high aspect ratio trench (HART) etching. For readers 'new' to this field, it is advisable to study at least one (but rather more than one) of the reviews concerning plasma as found in the first 30 references. In many cases, a paper can be classified into more than one category. In such cases, the paper is directed to the subject most suited for the discussion of the current review. For example, many papers on heat transfer also treat cryogenic conditions and all the references dealing with highly anisotropic behaviour have been directed to the category HARTs. Additional pointers could get around this problem but have the disadvantage of creating a kind of written spaghetti. I hope that the adapted organization structure will help to have a quick look at and understanding of current developments in high aspect ratio plasma etching. Enjoy reading . . .
Henri Jansen 18 June 2008
(Some figures in this article are in colour only in the electronic version)
Introduction
Deep reactive ion etching (DRIE) is used to create deep, steepsided features in wafers, with aspect ratios (etch depth/feature width) beyond 10:1. It was developed for micromechanics (MEMS), but it is also used in microelectronics to shape trenches for high-density capacitors (DRAM) . Due to their high etch rates, normally halogen-based plasmas are used for the DRIE of silicon forming volatile etch products (e.g. SiF 4 ). Whereas F-based plasmas such as SF 6 are generally used for fast isotropic etching , Cl-and Br-based plasmas such as Cl 2 and HBr are primarily used to achieve anisotropic etch profiles due to ion-induced etching behaviour [31, [79] [80] [81] [82] [83] [84] [85] [86] [87] [88] [89] [90] [91] [92] [93] [94] . The latter gases, however, are slower and particularly hazardous and special precautions are recommended. Therefore, F-based ion-inhibitor techniques, such as SF 6 -O 2 or SF 6 -C 4 F 8 , are often preferred to perform directional etching . However, as opposed to the ion-induced processes, ion-inhibitor RIE lacks of consistency in etch results (not only among different systems but even for the same system over time) due to the strong dependence of the inhibitor formation on temperature and reactor history. For this reason, modern DRIE systems are equipped with helium backside cooling to guarantee a stable wafer surface temperature while etching (figure 1). Additionally, some commercial systems include liquid nitrogen cryostat capabilities to lower the wafer temperature below −100 • C where etch products favour to grow into an inhibiting layer. More important, current systems come with two power sources. One source is most often an inductive coupled plasma (ICP) to create a high radical and ion density, i.e. high-density plasma and thus potentially high etch rates. The other source is a capacitive coupled plasma (CCP) to direct the ions from the plasma glow region (caused by the ICP source) towards the wafer surface with a specific ion energy controlled by the dc self-bias as developed by the CCP source. In this way, it is possible to independently control the flux of radicals and the energy flux of ionic species. Due to the dual source and helium backside cooling, these so-called DRIE systems (D for deep because they generally are used for deep directional etching) are the 'Ferraris' under the more classic RIE systems [373] [374] [375] [376] [377] [378] [379] [380] [381] [382] [383] .
As said, in ion-inhibitor DRIE, such as a fluorine-silicon system, an inhibiting layer is needed to achieve directionality (e.g. the SiO x F y layer in figure 1 ). The sidewalls of etched structures are less exposed to ion bombardment and will be covered by the film. However, the bottom of the structure receives ion impact and is thus free from this layer and etching proceeds. In the case of silicon etching, a passivating or inhibiting layer can be formed by (i) inserting gases in the plasma which act as silicon oxidant forming non-volatile siliconoxy-halogens , (ii) freezing the normally volatile reaction products at the structure's walls using, e.g., cryogenic wafer cooling , (iii) inserting gases which act as polymer precursor forming carbon-halogen layers [210] [211] [212] [213] [214] [215] [216] [217] [218] [220] [221] [222] [223] [224] [225] [226] [227] [228] or (iv) eroding and redepositing mask material such as metal halogens or resist products [104, 173, 296] . Insertion of inhibitor gases can be done in two ways. The older technique adds the inhibitor-usually oxygenat the same time the etch gas (SF 6 ) enters, and often the wafer is cryogenically cooled to strengthen the inhibitor . In this study, this form of etching is called mixedmode DRIE (e.g. SF 6 + O 2 ). Alternatively, the inhibitor can be introduced sequentially (time-multiplexed) from the etch gas and typically strong polymer-building fluorocarbon gases are used to make room temperature processing possible [220] [221] [222] [223] [224] [225] [226] [227] [228] [229] . This form of etching will be termed pulsed-mode DRIE (e.g. SF 6 /C 4 F 8 ). Two effects should be considered carefully in order to understand the different behaviour when etching high raised structures with pulsed-mode versus mixed-mode DRIE: the ion angular distribution and the image force (IF) as explained next. Figure 2 gives cross-sectional drawings of etching trenches while receiving ions from the so-called plasma glow, i.e. the region where the gas is highly conductive and which is full of radicals, ions and energetic electrons. The fastmoving electrons-energized by the ICP RF power-cause particle excitation. These excited particles subsequently relax by emitting photons, and this explains the characteristic glow. More important, between the plasma glow and reactor walls (and-in fact-any object inserted in the plasma), there is a dark space, i.e. a sheath depleted of electrons which are trapped by the walls during part of the radio frequency (RF) cycle. Due to the loss of electrons, excitation is not possible and this insulating region is dark. Also, the loss of electrons leaves the plasma at a certain positive potential: the plasma potential V plasma [201] . The consequence of this plasma potential, which should not be confused with the self-bias V bias caused by the CCP source, will become clear further on. The dark space thickness d = λ D (qV sh /0.5kT) 3/4 [65] is directly correlated to the Debye length λ D = (ε o kT e /q 2 n e ) 1/2 [24] and sheath potential V sh and thus to the reciprocal of the square root of the charge density n e (and thus pressure), and measures for argon about 10 mm at 1 Pa and 6 mm at 3 Pa [235, 239, 243, 245, 251] . For SF 6 , the dark space thickness is difficult to trace back in the literature but some indicate a value of about ten times less [59, 65, 236] . Its insulating property causes strong electrical fields to develop in the dark space when the CCP is turned on, which accelerates ions from the plasma glow straight towards the etching surface. Both radicals and ions will collide with gaseous particles while passing the dark space. In most cases, the collision of radicals with other species is not important because, generally, this flux is already isotropic. In contrast, the effect on the ions is crucial [235, 239, 245, 256] . Because of the collisions of ions with other species and their thermal motion in the plasma glow [238] , ion dispersion will occur, i.e. their direction will not exactly correspond with the normal of the boundary layer of the plasma glow ( figure 2 (left) ). This effect is expressed with the help of the ion angular distribution function (IADF). At the same time, the energy of the ions is exchanged with the species and this effect is found in the ion energy distribution function (IEDF). Saying it differently, the IADF (and IEDF) is a measure for the degree of collimation of the flux (and energy) of ions. A peaked IADF means that most ions pass the dark space in the same direction. This is conveniently expressed with the full width half-maximum (FWHM) parameter. At high pressure-say 10 Pa where the mean free path between collisions λ = 0.2 mm for SF 6 at 300 K-the ions encounter many collisions with gas molecules while travelling through the 0.3 mm thick dark space, and the IAD broadens to about 30
• . At 1 Pa, λ = 2 mm and the dark space measures 1 mm and therefore only few collisions occur which broaden the FWHM to roughly 5
• [245, 256, 287, 296] . Now again examining figure 2 (left), when ions arrive under an angle and with sufficient kinetic energy, they will cause etching of the sidewalls below the mask, i.e. negative tapering. Moreover, the top side of the trench will block ions-just like a shadow-to remove part of the inhibitor from the trench bottom. In other words, the etch rate depends on the aspect ratio of the structure and this will cause-at least partly-the notorious RIE lag [24, 239, 262, 264, [290] [291] [292] [293] . In this study, we will denote the undisturbed etch rate (i.e. no lag) as the initial etch rate ER ini ( figure 2 (left) ).
The next important effect is the deflection of ions while entering a trench due to the negative potential of conducting sidewalls with respect to the plasma glow [234, 244, 247] and the IF [24, 248, 262, 264] , as shown in figure 2 (right). The IF is the electrostatic attraction of incoming ionic species, due to influencing fields, to the silicon sidewalls (to preserve the boundary conditions of the electrical E and D fields). This force is inversely proportional to the square of the distance, so the acceleration towards the solid medium (sidewall) is everincreasing until the particle collapses with the surface. In a trench, we can imagine two such forces trying to capture the ion: one from the left and the other from the right trench sidewall. Due to its square of distance behaviour, the IF is typically much stronger for the closest wall and, therefore, it will deflect in that direction as shown for the wide trench in figure 2 (right). For the smaller trench, the IF caused by the two opposing walls is more or less in balance and so the path is not disturbed that much. Now when the ion arrives, it will be captured and 'stored' for a while in the insulating inhibiting layer. Due to the close proximity of the conducting silicon, the ion is in the end neutralized by a free electron coming from the silicon conduction band. The time this ion spends on-or in-the inhibitor depends on the insulator strength of the inhibitor sidewall layer and-more important for our discussion-its thickness. The thicker the layer, the longer the ion will be trapped. This trapped ion will counterbalance the IF of the next incoming ion and so the thicker the layer, the less influence of the IF on the profile. As a final remark, ions captured and consumed by the sidewalls cause tapering but also deplete the ion flux to the bottom of the trench, so the normal etch rate decreases in time. Therefore, the IF also contributes to the RIE lag, although typically not as strong as the IAD.
Problem statement
Although in micromechanics, the pulsed mode has almost completely overtaken the mixed-mode cryostat technique, its advantage of room temperature processing is balanced by the disadvantage of 'dirty' fluorocarbon (FC) deposits on the wafer, which hampers its current introduction to nanoelectronics. Moreover, the pulsed mode intrinsically loses the etch rate because of the deposition step (figure 3 (mid bottom)). Also, a thicker inhibiting fluorocarbon layer [145, 165] asks for higher ionic impact to clean the bottom of etching structures, in order for the directional etching to proceed. This means worse etch selectivity with respect to the etch mask (in figure 3 (right) , the mixed-mode example still has plenty of resist left whereas the pulsed-mode example has less remaining). Finally, pulsed-mode DRIE inherently introduces scalloping; the effect that barbed sidewall surface develops due to the etch-deposit cycle ( figure 3 (left bottom) ). On the other hand, cryogenic cooling has the downside of introducing severe thermal stress (due to differences in thermal expansion between the mask and silicon), and resist layers can show cracks [191] . But, more important, due to the very thin grown oxide film [194, 205] in mixed-mode processing, the IF is pronounced and it is reflected in a strong size dependence of the etch profile [262, 264, 287] . In fact, as shown in figure 3 (right-mixed mode), small trenches have a more positive taper than big ones, for both opposing walls cancel their influence on the ionic trajectory (figure 2). Instead, in the case of the thicker inhibitor deposit in pulsed-mode DRIE, the IF is not effective because thicker isolation prevents the recombination with electrons, the etch profile is almost completely controlled by the IAD and, thus, the etch profile is nearly independent of the size and aspect ratio (figure 3 (right-pulsed-mode)). The fact that the etch profile in pulsed-mode DRIE using a fluorocarbon inhibitor is fairly independent of a mask layout makes this technique very robust and explains why it is so popular.
Motivation
The different characteristics of mixed-and pulsed-mode DRIE (i.e. clean fast highly selective mixed-mode DRIE versus robust room temperature pulsed-mode DRIE) make the techniques complimentary, and the preferred technique is application dependent. This brings us to the motivation of this review: find a convenient procedure to tune a DRIE system-irrespective of its mode of operation-for maximum performance, i.e. high etch rate and selectivity (preferably a photoresist mask), tuneable profile, wafer through capability and-more interesting-can we overcome somehow the drawbacks of both techniques and combine them to form next generation DRIE processes?
Outline
In order to harness the DRIE system, a procedure resting on the black silicon method (BSM) is adopted to achieve smooth directional etching of silicon [210] . First, the spontaneous isotropic etch rate (ER) of bare silicon wafers is determined for the whole spectrum of variables having influence on the etch rate ('spontaneous' here means the lack of any inhibiting layer, which would slow down the ER, and also the lack of the CCP power, which would speed up the ER). From this, the setting is chosen showing the requested high etch rate. Then, oxygen-or another inhibitor-is added to suppress etching until practically no etching is observed. After this, the CCP power is switched on to achieve ion-controlled directional etching until the requested etch rate reappears. Finally, the wafer with the application-specific mask pattern is etched with the recipe arrived, where the inhibitor etch rate determines the lateral etch (undercut) and the directional etch rate determines the normal etch. The ratio of these etches is responsible for the observed anisotropy and achievable aspect ratio and, thus, important information. Remember that the specific etch rate is still a function of the amount of silicon exposed to the plasma (the so-called the loading effect [309] ) and the requested aspect ratio of the structures (called RIE lag or aspect ratio-dependent etching (ARDE) [232, 253, 264] ). In general, increasing the silicon load (by masking less area), increasing the etch time or performing etches on smaller feature sizes will decrease the etch rate. Therefore, the recipe arrived from the bare silicon wafer is still to be optimized for the specific mask design.
In the following sections, first the equipment used in this study is described. Next, in section 3, the effect of the most prominent parameters on the etch rate is shown, i.e. SF 6 flow, ICP power, throttle valve position, substrate holder distance, temperature with helium backside pressure and silicon loading. In sections 4 and 5, the BSM-like procedure is described in more detail with the help of oxygen and fluorocarbon mixes and pulses. Next, the mask erosion of silicon oxide and photoresist (PR) is studied. Finally, in section 7, the method presented will show its strength for both mixed-mode (SF 6 +x) and pulsed-mode (SF 6 /x) DRIE and will treat the pulsed mode, puffed mode and three-step mode performance as well as the effects of ARDE, uniformity, heat management and etch selectivity. As usual, the review will end with conclusions and some future remarks.
Equipment
The DRIE system used in this study is the Alcatel/Adixen AMS 100 SE DRIE system [373] . Because this system enables both cryogenic mixed-mode and room temperature pulsedmode processing, we can distinguish between the pros and cons of pulsed-and mixed-mode etching. Gases from the manifold (SF 6 , O 2 , CHF 3 , C 4 F 8 and/or Ar) are introduced at the top side of the reactor (see figure 4 ) and converted into highdensity plasma using an ICP coil (up to 2500 W of available power) wrapped around an alumina dome. Downstream the high-density source, a magnetically confined diffusion chamber is located to redistribute the active species more evenly and this is also the position where the process pressure is measured (Baratron). The chamber is raised in temperature to 180
• C with a heated liner to prevent polymer deposition on the reactor walls, which could cause process instability. Further downstream, we arrive at the substrate holder (the chuck) carrying the wafer. The chuck is cooled with liquid nitrogen to create a wafer temperature between +50
• C and −180
• C. To stabilize the temperature within 1
• , an additional controlled heater with a temperature sensor is engraved inside the chuck. To force the ionic species directionally towards the wafer, a CCP (also called RIE) source is connected with the chuck. Two different CCP power sources are available: a 300 W RF source, operating at 13.56 MHz and automatically matched with the plasma impedance using a load-and-tune capacitor box, and a 500 W low frequency (LF) source, using frequency matching between 25 and 460 kHz. The LF source can be chopped to temper the power and decrease the inhibitor removal rate (as explained further on). To transfer the heat from the wafer to the chuck, helium is introduced into a gap between the backside of the wafer and the chuck and it is pressurized to maximize the heat transfer. During loading the wafer, the chuck is at the transfer position (as shown in figure 4 ), but for processing the chuck is lifted between 110 mm and 200 mm from the high-density source using an ingenious mechanical system, which includes a mechanical clamping capability. Finally, the products leave the system using a 1600 l s −1 turbo molecular pump backed by a 100 m 3 h −1 dry pump. This system includes a throttle valve, which reduces the pump capacity to a fixed value or-together with the Baratron capacitive pressure sensor-can maintain the requested chamber pressure during etching.
Fluorine-based isotropic etching
In the following sections, important variables influencing the isotropic etch rate are treated, that is SF 6 
Effect of the SF 6 flow and ICP power on process pressure
As previously explained with the help of figure 2, the dark space width is fairly independent of the pressure whereas the main free path λ changes linearly with the reciprocal of the pressure. Consequently, a low pressure is needed to take full advantage of the homogeneous field distribution in the dark space resulting in a sharp peaked FWHM of the IAD. Therefore, the pressure for the whole spectrum of gases and ICP powers is plotted in figure 5 to enable selection of the appropriate parameter value. Note that for argon plasma, the pressure does not depend on the ICP power level. This is because Ar is a monatomic gas and the plasma cannot increase the atomic density and thus pressure. In contrast, multi-atomic gases such as SF 6 and C 4 F 8 increase the atomic density substantially in plasmas. This means that during the directional removal of the inhibitor in pulsed-mode processing, it is preferred to use a low flow Ar gas-or eventually O 2 or CHF 3 -to prevent ion-gas collisions in the dark space and, thus, lateral etch. In the case of mixed-mode DRIE, sadly enough, we do not have this freedom. We will return to this subject in section 8.
Effect of the SF 6 flow and ICP power on the isotropic etch rate
In figure 6 , the result is plotted showing the isotropic ER as function of the SF 6 flow for different ICP powers. The other DRIE parameters are kept constant, i.e. no oxygen or other additives to ensure full spontaneous etching, exhaust throttle valve 100% open to minimize the process pressure, no CCP power applied to prevent ion-enhanced etching, a substrate temperature of 10 • C and the minimum height of the ICP source above the wafer (source height) at SH = 110 mm (figure 4). Not surprisingly, the etch rate increases with the ICP power, but it is important to note that there exists a maximum etch rate with SF 6 flow Q given a certain ICP power P [43, 45, 77] . For example at 500 W, ER max (P, Q) is found around 100 sccm (and 0.9 Pa) and at 2500 W ICP this is about 500 sccm of the SF 6 flow (and 4.5 Pa). So, the maximum plasma efficiency is found for about 5 W sccm −1 . Also note that the throttle valve position is fixed at 100% (i.e. fully open) and, therefore, the pressure increases with the SF 6 flow. So, we could as well conclude that the maximum plasma efficiency is found around ER max (P, p) = 550 W Pa −1 at 100% throttle. To better understand this behaviour, the influence of the process pressure on the etch rate is measured next.
Effect of the throttle valve position on the isotropic etch rate
Following the previous section, the etch rate has been plotted as a function of the process pressure in figure 7 . However, whereas in figure 6 the throttle valve position was fixed at 100%, it is now varied for various fixed flow conditions. Indeed, for the 2500 W ICP case and 100% throttle (complete left side of the curves), the local etch rate maximum is found at 600 sccm (more accurately, the maximum is located at 500 sccm as found in figure 6 , but this curve is not plotted in figure 7 to prevent 'high-density plots'). Now, when the throttle closes, the etch rate increases for all fixed flows until at a 15% valve a higher local maximum is found. In fact, when the pressure is kept constant at 10 Pa, the etch rate is at a maximum for 2500 W ICP when the SF 6 flow is 400 sccm. For 1500 W, it is measured (not included) at 240 sccm and 6 Pa and for 500 W ICP it is located at 80 sccm and 2 Pa (not included). So, the improved conclusion is that ER max is found shows how much energy is needed to create a radical from SF 6 gas, as efficient as possible (evidently, most of this energy is 'lost' in heat and photon production). For example, when a power of 2500 W is selected, at 400 sccm the maximum etch rate is found. When the flow is decreased to, say, 200 sccm, there is just not enough SF 6 available to produce more active fluorine species although the power is more than sufficient. In contrast, when the flow is increased to, say, 600 sccm, sufficient energy is not available to break all the bonds although the supply of SF 6 is enough. As a result, the plasma is diluted with harmless SF 6 gas which will lower the etch rate. a gas resides 'in average' in a certain volume V defined as t res = V * p/Q. For example, the high-density volume is about 7 l and, thus, t res = 7/67 ≈ 0.1 s. The reason for the etch rate to decrease when t res < 0.1 s by opening the throttle valve seems to be trivial, 'too fast passing the high-density zone to efficiently dissociate and to support etching', but why it is decreasing when t res > 0.1 s is yet unclear. It might be that when the residence time increases, and thus the time the active species spends in the diffusion zone increases too, there is a higher probability for the species to recombine into stable products (SF 5 + F → SF 6 ) useless for etching. This explanation is supported by looking at the influence of the travelling length in the diffusion zone as shown next.
Effect of the substrate holder distance on the isotropic etch rate
The next parameter to be considered is the distance between the high-density source and the etching wafer as presented in figure 4 . This distance can vary from 'nearby' (SH = 110 mm) up to 'faraway' (SH = 200 mm) and directly alters the diffusion zone length (and thus the recombination zone length) [74] . Predictably, the closer the wafer, the higher the etch rate but, less predictable, it decreases exponentially with the distance (figure 8): the atomic fluorine density halves for every 150 mm downstream. This distance represents a volume of about 14 l and, so, the radical decay time is 0.2 s. Nevertheless, the difference in the etch rate is not that big; for example, while keeping all the other parameters constant, at a distance of 200 mm the etch rate is only 25% less with respect to 110 mm space. Even more notable, for a non-masked (bare) silicon wafer, the etch rate is roughly 8 μm per minute and this resembles an efficiency of η = 17% for the 400 sccm SF 6 gas (i.e. every SF 6 molecule delivers only a single fluorine atom for silicon removal). Therefore, the overall reaction approximates 4SF 6 + Si → 4SF 5 + SiF 4 . The reason for this bad efficiency is most likely-as explained in the former section-recombination of atomic fluorine with higher order excited SF x species (e.g. SF 4 + F → SF 5 ) when leaving the high-density region and entering the diffusion zone. The plot for a probable relative fluorine concentration is given by the dashed question mark curve in figure 8 and explained next (it is written 'probable' to highlight that the constraint of the equipment does not allow us to position the wafer, and thus to measure the ER, anywhere else than between 0 mm and 200 mm SH). After entering as SF 6 gas into the ICP dome at SH = −300 mm (also see figure 4 ), the gas rapidly produces fluorine radicals. Starting at −300 mm where 'firstorder' fluorine is produced, i.e. SF 6 → SF 5 + F, second-order fluorine (SF 5 → SF 4 + F) also appears a little further (say, −200 mm). More downstream the ICP excitation zone, thirdorder and maybe even fourth-order fluorine is created. After leaving the ICP zone, where the fluorine concentration is at its maximum, recombination starts to become the dominant factor determining the fluorine density in the diffusion zone between 0 and 110 mm. Finally, the radicals reach the wafer surface where they may etch the silicon surface or leave the reactor by way of the turbo pump. We will return to this subject on loading in section 3.7.
To understand what causes the 'bad SF 6 efficiency', NF 3 was used as a replacement for SF 6 [113, 191, 192] . NF 3 is believed to be much easily fragmented due to the lower dissociation energy as compared to SF 6 . However, similar to the observation of the group of Tachi, the efficiency decreased to remarkably low 5%. The reason is still to be figured out, but in connection with the former explanation it could be concluded that NF 3 recombines faster than SF 6 .
Effect of temperature on the isotropic etch rate
Of course, the wafer temperature will influence the etch rate due to the activation energy E act needed for the etch reaction of silicon with atomic fluorine [27] (figure 9; ER = ER sat exp(−qE act /kT) with ER sat being the saturation etch rate for high temperature T, q the electron charge and k Boltzmann's constant). From room temperature down to −120
• C, it decreases by about 10% and the deduced apparent activation energy is E act = 3 meV for ER sat = 8.5 μm min −1 , which is well below the thermal energy (about kT/q = 13 meV at −120
• C) in order to call the etch 'spontaneous' for all possible variations. Therefore, the effect of temperature on the isotropic etch rate is not pronounced. Nevertheless, when introducing the inhibitor and bias in following section, the effect on the profile is pronounced and the directional etch rate is strongly influenced by the temperature. Before, it was written as apparent activation energy to mark that the deduced activation energy from the plot in figure 9 can be in error as found by Mogab in the late 1970s [309] and the review of Winters and Coburn [29] . The error is due to the influence of loading and impurities on the temperature dependence, and will be explained in section 6.3.
Effect of helium backside pressure on temperature
Most of the power input to plasma ends up as heat that needs to be dissipated [332] . This portion of heat, which reaches the wafer, is most critical. Cooling of the wafer in (low pressure) plasma is complex due to lack of sufficient thermal contact with the surrounding. To improve the transfer of heat from the wafer to the chuck, helium is introduced and pressurized to about 10 mbar [336] . Nevertheless, the heat transfer by helium gas is limited. Moreover-due to the back pressure while using the mechanical clamp holding only the peripheral of the waferthe wafer is bended which enlarges the gap and, thus, lowers the heat transport at the wafer centre. This bending can be as much as 110 μm for a 380 μm thick and 100 mm diameter silicon wafer [328] . Due to this curvature, the heat is removed more efficiently from the wafer to the chuck at the edges of the wafer (where the gap is still 50 μm) than at the centre. Subsequently, heat currents develop from the wafer centre to the edge and this may result in large temperature differences across the wafer, which will cause large stresses inside the wafer. In the case of wafer through etching, these thermal stresses (reinforced by the back pressure) may eventually even cause fracture of the wafer. Pointless to say, a fundamental study is needed. Therefore, some details from the kinetic theory on gas behaviour are treated next [331] .
The process of heat transfer by helium between the wafer and chuck depends on pressure p and gap d. At sufficiently high pressure and large gap, the gas is in the viscous state [318] , as opposed to low pressure and small gap conditions, where it will be free molecular [319] .
In the free-molecular state, the individual molecules carry the heat from wall to wall and the molecular heat transfer coefficient is expressed as α free = 0.125β eff (f + 1)v av p/T. With f being the degrees of freedom and β eff = β/(2 − β) ≈ 0.5 being the effective accommodation coefficient, β eff accounts for the incomplete energy exchange (momentum transfer) between the gap's fixed wall molecules (Si, Al, O, H, He) and impinging molecules (He) [339, 340] . The velocity v av = √ [8RT/πM] depends on the square root of temperature over molar mass M. So, the molecular heat transfer is independent of the gap distance, since it does not affect the particle flux nor the energy transport per molecule. But it is inversely proportional to the square root of temperature due to v av /T, and it is proportional to pressure since the number of particles is proportional to pressure; therefore, α free = c free * p/ √ T, with c free being a constant depending on β eff and the type of molecule (for helium, c free ≈ 18.2 (W m −2 Pa
In contrast, in the viscous state, the totality of molecules with mass m (or molar mass M) carries the heat. The viscous heat transfer factor is expressed as
, with R being the universal gas constant. The dynamic viscosity η = β eff mv av /σ 8 √ 2 (in kg ms −1 ) depends on the average thermal velocity of the molecules with a cross-sectional area σ . Again, β eff has been used to account for the interaction with the wall although in the literature the interaction with the tube wall is not addressed, i.e. β eff is taken to be 1 which resembles a perfect interaction, following Maxwell [321] . So, the viscous heat transfer is typically lowered proportional to the square root of the temperature; it is inversely proportional to the gap between both plates and it does not depend on pressure, α visc = c visc * √ T/d, with c visc being a constant depending on β eff and the type of molecule (for helium and β eff ≈ 0.5, c visc = 451 × 10
It is important to note that all the differences in the internal kinetic properties of different gases, either free-molecular or viscous, are caused by no more than their difference in degrees of freedom f , molar mass M and size σ . It should be noted too that in fact σ does depend on temperature, σ = σ inf (1 + T c /T), with T c being Sutherland's constant and σ inf the smallest molecule diameter at infinite temperature (e.g. for helium, T c = 79 K and σ inf = 5.1Å
2 ). The transition region between the molecular and viscous regions covers about two decades of the pressure range and is an important region in wafer cooling. An expression for the heat transfer coefficient in this region can be derived by using the concept of a temperature jump between the wall and the gas in the presence of a temperature gradient, which reduces the heat transfer by an effective increase of the wall separation [327] . This method is mathematically equivalent to the assumption of placing the thermal resistances of the two regimes in series. Using this method, the heat transfer that covers the three regions can be defined as α tot = α visc /(1 + α visc /α free ). The ratio of the heat transfer coefficients of the viscous to the molecular regimes is found by using the already presented expressions and gives α visc /α free = c tot T/pd, with c tot = c visc /c free being a constant not depending on β. For helium, c tot = 48 × 10 −5 (mPa K −1 ). The latter formula is directly related to the Knudsen number [324, 325] . The Knudsen number, K n , is the ratio of the mean free path λ to the distance d between the heat exchanging surfaces: K n = λ/d. The mean free path equals λ = c K n T /p, with c K n being a constant depending solely on the reciprocal of the molecule diameter (for helium, c K n ≈ 6.44 × 10 −5 (mPa K −1 ]). So, K n = c K n T /pd, which indeed corresponds to the ratio of the heat transfer coefficients of the viscous and molecular regimes. If we incorporate K n into the heat transfer function, we derive
for He. From this expression, the gas is considered to be in the viscous regime if K n < 1/37.5 ≈ K n < 0.03 and in the molecular regime if K n > 10/3 3 4 ≈ K n > 3 [330] . In figure 10 (left), the heat transfer incorporating both free-molecular and viscous transport is plotted as a function of pressure for a few gap distances assumed to be constant across the wafer surface. Clearly, the helium is able to subtract a limited amount of heat from the wafer and the temperature rises by as much as 10
• C per 1 W cm −2 of incoming or generated heat at a 10 mbar backside pressure and a 50 μm gap. In reality, the situation is worse; the gap at the wafer centre depends on the helium backside pressure, which deflects it largely: w = pR 4 /64D [328, 342] . This situation is shown in figure 10 (right) for a 50 μm gap at the perimeter. In the case of a 525 μm thick 100 mm in diameter silicon wafer, it is calculated that the maximum heat transfer is found around An estimation of the incoming heat towards the wafer can be found by considering the ionic bombardment energy and exothermic heat from the reaction [338] . The ionic bombardment energy flux equals the current density times the supplied bias and is estimated to reach 0.5 W cm −2 for the high etch rate settings. More important, the replacement of the Si-Si bond with the Si-F bond is strongly exothermic and delivers an additional 2 W cm −2 , assuming an etch rate of 8 μm min −1 (see section 7.6 on heat management). Consequently, the wafer temperature is typically several tens of degrees above the chuck temperature and will be higher at maximum ICP and CCP power settings. Luckily, the situation relaxes when the loading is lowered by masking the silicon area. Halving the loading halves the dissipated heat and tempers the increased wafer temperature. However, in the case of a conducting mask (such as chromium), the ionic impact is always at a maximum. It is obvious that the rise in wafer temperature with an increased etch rate will distort the overall DRIE performance, especially when profile control is desired. We will return to this subject section 7 but it can be anticipated that an electrostatic chuck (ESC) would partly overcome the disturbing influences just described. For example, the ESC prevents wafer bowing due to helium back pressure, because the wafer is uniformly clamped beneath the whole backside, instead of only at the periphery in the case of mechanical clamping. Moreover, the gap between the wafer and cooled chuck can be less designed in the case of ESC and thus improving heat transfer. Of course, the chuck surface can be reshaped into a dome to compensate for the warpage caused by the pressure, but this limits the wafer thickness. Also, the limited heat conduction of the ceramic ESC should be considered.
Loading
Although the current study does not intend to focus on loading, some comments are in place. Loading controls the etch rate, etch profile, etch selectivity and etch uniformity. It includes microloading and macroloading.
Microloading is the influence of pattern density on the etch performance. A feature surrounded by etching silicon will behave differently than when it is surrounded by a masked area. It is like macroloading caused by atomic fluorine depletion but now locally. It will not be treated here due to the variety of possible MEMS patterns and their strong interaction with the etch product.
Macroloading is the influence of the total amount of silicon on the etch performance, which is exposed to the plasma. It is caused by the depletion of atomic fluorine due to massive consumption (i.e. loading) by the silicon wafer, the silicon operating effectively as a chemical pump. In figure 11 , the percentage of the 'unmasked area' is plotted, which shows how the initial etch rate ER ini depends on the loading L % (%). The initial is presented in italic to stress that the curve is taken for the condition that the RIE lag is not yet pronounced (see later). A set of masks having a specific design have been prepared to find the open dots given in figure 11 . The high load mask of 50% has 50 μm wide lines spanning across the whole wafer and with a grating periodicity of 100 μm. The other grating patterns are identical in having 50 μm line widths but the periodicity changes drastically, that is, 0.1 mm (L % = 50), 0.5 mm (L % = 10), 1 mm (L % = 5), 5 mm (L % = 1), and 10 mm (L % = 0.5). Initially, the wafers were weighed accurately and then etched for 1 min with a selected recipe (pulsed 200 sccm CHF 3 at −120, −80, −40, 0 and 40
• C) and after that weighed again. The difference in weight was converted into an average initial etch rate (solid dots in figure 11 ) using the known relation that 60 nm etching of a 100 mm diameter silicon wafer weighs about 1 mg. However, by reconsidering this procedure, it was noted that the undercut (at higher temperatures) directly affects the outcome negatively because it increases loading in an uncontrollable fashion. Therefore, the local etch rate is instead measured by extracting data from pictures taken from etched features and measuring the etch depth. This extra measurement is also not fully fail-safe because the uniformity can vary as much as 3% across the wafer; the structures close to the wafer centre typically etch slower than those close to the edge due to heavy fluorine depletion in the centre.
Mogab was the first to derive an equation which correctly predicted the loading effect in a Reinberg radial flow RIE system [39] while changing the silicon loading using the number of wafers inserted inside the reactor [309] :
The expression incorporates three phenomenological parameters: G (the volume generation rate of the atomic fluorine created in the plasma with volume V and depending on power, flow and pressure), β (the affinity for the atomic fluorine of silicon with the exposed area AL and depending on the temperature) and τ (the lifetime of the atomic fluorine). (1) is rewritten in a pragmatic way:
with α being a constant which can be found by solving the equation for two different loading cases. For very low loading, ER ini,L→ 0 = ER sat and with a value experimentally found to be 25 μm min −1 ( figure 11 ). In the case of very high loading, Further, Mogab correctly pointed out that if the temperature dependence resides in the parameter β of equation (1) according to β = β 0 exp(−E act /kT), and if loading is not negligible (i.e. if βτ dA/V is not 1), then the logarithm of ER ini is not linear in T −1 and the activation energy so determined will be in error. Verifying this expectation, we observe and calculate quite a temperature-insensitive behaviour (open triangles in figure 11 ). Clearly, this is caused by the low activation barrier of 3 meV as found previously with the help of figure 9. The lifetimeτ in equation (1) will depend on the various processes, exclusive of etching, which consume active species (e.g. bulk and surface recombination, adsorption and removal by convection). With respect to flow processes-as Mogab argues-it indeed seems plausible that τ will take the form 1/τ = 1/τ rec + 1/τ f , where τ f is the flow-limited lifetime (i.e. residence time t) due to convection and τ rec is the lifetime due to all other consumption processes including recombination. In this case, the expression becomes
Thus, when the residence time becomes small, so that t τ rec , and if loading is negligible, the etch rate will become flow limited: ER ini = Gβt. In this limiting case, active species will be swept through the system too rapidly to accomplish etching. In contrast, when the residence time increases (by closing the throttle valve and, thus, increasing the pressure), the etch rate will ever increase until it saturates towards ER ini = Gβ/(1/τ rec + dβAL/V). This is not what is observed in figure 7 ; although the etch rate increases at lower pressure values, after a certain optimum value it drops. This 'nonMogab' behaviour is best understood by considering the influence of the diffusion zone in figure 8 . With the help of this graph, we observe that the fluorine pressure decays exponentially while passing the diffusion zone. So, at longer residence times, the etch rate will drop due to the recombination inside the diffusion zone. With this, we start to roughly rewrite Mogab's equation:
with t dif being the residence time of the fluorine radicals inside the diffusion zone (which depends linearly on the SH distance). This awareness brings us to propose a new load model which includes the influence of a recombination area.
The model will start from a phenomenological approach, similar to what Mogab proposed. Assume that a mass flow controller (MFC) is injecting a flow of χ Q SF6 sccm SF 6 gas into an ICP source (figure 12) (The factor χ reflects the effective time the SF 6 is present, i.e. χ = 1 for mixed-mode and χ ≈ 0.6 for pulsed-mode operations). Directly inside the source, the SF 6 flow produces atomic fluorine, F, due to electronic impact by the ICP source [78] . However, this process is limited until 6Q SF6 of F is formed, due to the finite number of SF 6 feed. This process is written mathematically in figure 12 as 6(1 − exp(−t ICP /τ gen )). In this expression, t ICP is the residence time of F in the ICP zone (which depends on the pressure-to-flow ratio) and τ gen is its 'growth time' due to generation by electronic impact (which is controlled by the ICP power). After leaving the ICP zone and entering the diffusion (or recombination) zone, the generation is halted and recombination dominates, which decreases the fluorine concentration exponentially as exp(−t dif /τ rec ), where t dif is the residence time of F in the diffusion zone (controlled by, e.g., the SH distance) and τ rec is its lifetime due to recombination. Of course, recombination occurs inside the ICP source as well and so the time spent inside the ICP zone should be added: exp((−t dif −t ICP )/τ rec ) as presented in figure 12 . After the diffusion zone, part of the atomic fluorine will reach the wafer where it will react with the silicon or is removed by the pump system, and in the model we position this chemical sink and mechanical pump S wafer and S pump (l s −1 ) in parallel. The pump operates with an effective speed of the turbo molecular pump restricted by the throttle valve: S pump = S turbo /S throttle . The pump efficiency of the wafer is related to its area and temperature: S etch = dβAL. The portion which is available for etching depends on the ratio S wafer /(S pump + S wafer ). With S pump = Q/p = V/t and t = t ICP + t Diffusion + t Downstream , this ratio turns into
Finally, to arrive at the initial normal etch rate, the available F is divided by the exposed wafer area AL: Figure 12 . A phenomenological lumped element model to predict the etch rate with the loading and residence time. The factor M/ρbV m is needed to preserve mass (V m = 22 414 cm 3 mol −1 is the molar volume at STP). (For example, assuming 1 mol F produces 1 4 mol SiF 4 , 1 mol Si weighs 28 g and 1 g Si resembles 60 μm of a 100 mm Si wafer, so 100 sccm SF 6 can etch a non-masked silicon wafer at a maximum rate of 0.027 × 1 4 × 28 × 60 ∼ 11 μm min −1 .) If the etch rate is plotted versus the residence time (or, identically, the pressure) as shown in figure 13 , the effect found in figure 7 for the full wafer isotropic etch is indeed observed. Remember that the temperature dependence is still accounted for by way of the variable c = dAβ/V and β = β(T). Going back to the pulsed process and plotting the etch rate for different loading values ( figure 14) , the behaviour can be predicted over a full range of reactor settings. It is observed that although the high loading case shows a pronounced maximum at 10 Pa, the low loading case will reach its maximum only at 16 Pa (so we can achieve 30 μm min −1 ).
Conclusion: the fast isotropic etch rate
For the maximum ICP power of 2500 W, the minimum distance of 110 mm between the main plasma source and wafer, and a maximal allowable wafer temperature of +40
• C, ER max = 8 μm min −1 (full wafer = 100% load) is found at a 400 sccm SF 6 flow and 10 Pa reactor pressure. Except for the temperature, which is kept tuneable to enable profile control, this 'optimized recipe' will be used as the basement for fast directional etching.
Mixed processes (SF 6 + x)
After selecting a convenient spontaneous isotropic etch rate, the procedure continues with bare silicon wafers while mixing SF 6 with an inhibiting gas until etching is halted. As the CCP bias is still off, this inhibiting etch rate closely resembles the lateral etch rate (i.e. undercut). It is stated 'closely' to underline that the plasma potential-roughly around 5kT e = 25 eV-cannot be 'switched off' and will always cause ionic impact [24, 163] . The mixing of etch gases goes back to the early days of RIE [163, 164, 170] , but it was only in 1985 that Tachi at Hitachi Lab patented the cryostat RIE to achieve directional etching with SF 6 plasma at cryogenic wafer temperatures [185] . Although they believed that the low temperature halted spontaneous etching due to adsorption of etch products, it is now generally believed that oxygen is needed to create silicon-oxy-fluorides, which inhibit lateral etching and the inhibiting strength of this layer is strongly temperature dependent (in fact, in Tachi's study the eroding silica dome would have liberated oxygen unintentionally and causing directionality) [193] . Some ins and outs of mixed processes are discussed next.
Oxygen mixes
The most prominent mixed inhibitor additive is oxygen. The inhibitor strength and, thus, the undercut strongly depend on temperature and therefore a detailed experimental study has been performed. In figure 15 , the influence of the oxygen mix with temperature is shown. Clearly, the lower the temperature, the less oxygen is needed to suppress spontaneous etching. (Except at −160 • C, the amount of oxygen needed increases again. This might be caused by the onset of SF 6 condensation on surfaces which starts at −150
• C. This condensate consumes part of the arriving oxygen and thus delays passivation [192] .) Roughly speaking, lowering the temperature by 10
• C needs 10 sccm less oxygen. Also, the slope of the curves for the lower temperatures is much steeper (except for the −160
• C case), which means that the ER is more sensitive for small oxygen variations. At room temperature, even when mixing with 200 sccm oxygen, the spontaneous etch rate is still strong, in fact too strong to be useful in a purely mixed mode and at the same time high speed directional etching. It is noted that the exact fall of ER with oxygen at a given temperature strongly depends on the condition of the equipment. Processing with carbon-containing gases, such as CHF 3 and C 4 F 8 , leaves fluorocarbon residue on the reactor walls. These residues consume oxygen in an unpredictable manner and alter oxygen-based etching.
Another issue is the influence of the throttle valve position-and thus the residence time-on the 'inhibiting strength' of oxygen. In figure 16 (middle), it is observed that the amount of oxygen needed to halt etching decreases when the throttle closing from 100% to 13.5%. One could speculate that the higher pressure, which decreases the electron temperature T e of the plasma [174] , has a stronger influence on the number of oxygen radicals than on the number of fluorine radicals due to the different excitation levels of both gases. Alternatively, the ionic impact decreases with increasing pressure (because energy is lost by gas collisions) and thus slows down the inhibitor removal rate and, thus, less oxygen is needed at higher pressure, or it might be that at higher pressure the increased residence time and thus oxidation time inhibit etching. Finally, it might be that the decrease in atomic fluorine pressure-caused by the limited lifetime of 0.2 s-is responsible for the observed effect: at a 100% throttle valve position, the residence time is five times less (see figure 7 ) compared with 15% throttle, so relatively more atomic fluorine will 'survive' the diffusion zone. At −120
• C ( figure 16 (left) ), a deviation on this 'rule' is found; the amount of oxygen needed to halt etching increases when the reactor pressure increases due to the 13.5% throttle. Again, the SF 6 condensate would explain this behaviour. Another 'misbehaviour' is found for −40
• C ( figure 16 (right) ) where the lowest pressure (100% throttle) needs less oxygen to stop etching. The reason for this is not known.
To remove the inhibitor selectively, the CCP power is switched on. As the continuous LF power is much too strong (500 W max ) to enable fine control of the inhibitor removal rate, the source is chopped to temper the power. The drawback is that the self-bias caused by the chopped LF power is not indicated. Figure 17 (left) shows the directional etch rate for various oxygen flows as a function of chopped power for a constant ON time of 10 ms-to fix the settle time of the power source-and a varying OFF time between 10 and 190 ms (e.g. 20% means 10 ms 50 W LF ON and 40 ms OFF). Clearly, increasing the oxygen flow increases the CCP power needed to remove the inhibitor [193] . Every 25 sccm of additional oxygen needs about 15% extra chopped power to achieve the same etch rate. Practically, this means thatwhile increasing the oxygen flow to suppress lateral etchingthe etch selectivity will decrease due to an increased ionic flux needed to perform directional etching. Additionally, the turnover between non-etching and etching-while increasing the chopped LF power-is less sensitive at the higher oxygen levels. Alternatively, as presented in figure 17 (right) , the directional etch rate for various chopped powers as a function of the oxygen flow can be plotted. Additionally, the curve for 5 W continuous LF power (the minimum adjustable with the 500 W source) has been added, monitoring a dc self-bias of 105 V. This curve matches the 35% chopped 50 W LF power. This is to say that the percentage of the chopped LF power should not be confused with the 'corresponding' continuous LF power (which would be 50 W × 35% = 17.5 W = 5 W). In fact, the subject of the chopped LF power is quite delicate and we will return to this issue on the CCP source in section 6.1. Anyway, using this extra continuous power mode curve, we may identify 35% chopped LF with a bias of 105 V. For this reason, the chopped power mode is used to make the bias more manageable at the favourable lower power levels. Also, using a typical plasma potential of 25 eV, the figure includes an estimated dashed curve for the 'truly zero volt' situation, which rules the lateral etch rate (i.e. undercut). An appealing representation of the directional behaviour is presented by Bartha et al [193] , who presented ion-enhanced directionality by subtracting the floating curve (=0% bias) from the biased curves. In this way a peaked curve is deduced from the original data, which presents the oxygen setting where the optimum directional etch rate can be found. We have copied this procedure ( figure 18 ), but now the 'real zero bias' curve has been subtracted from the biased curves. As observed by Bartha, we also find black silicon ( figure 19 (top) ) when passing the oxygen content where the maximum etch rate is found. At levels further beyond this 'optimum', the silicon etch rate lowers and appears grey instead of black due to coneshaped pillar growth. Finally, at even higher oxygen content the etching is halted and the silicon surface does not change its original appearance.
For the higher temperatures, the graphs shift towards higher oxygen levels and the peaks start to broaden as found in the study of Bartha, which makes anisotropic etching more problematic. Bartha concludes that it is impossible to get an anisotropic result at room temperature. However, we observe that it is possible to tune for anisotropy as long as the oxygen level together with the applied bias is sufficiently high. Finally, although this subject will be treated more extensively in the following section, in figure 19 SEM pictures show the smooth sidewalls possible with cryogenic temperature mixed-mode etching. 
Fluorocarbon mixes
The inhibiting strength due to mixing of SF 6 with fluorocarbon gases is quite different from mixing it with oxygen. Whereas the increasing oxygen additive causes a strong drop at a certain threshold (figure 15), for fluorocarbon gases no such behaviour is found. In figure 20 , the inhibiting etch rate is plotted as a function of CHF 3 and C 4 F 8 flows for various temperatures (the thicker lines representing the lower temperatures). Clearly, the influence of the mixing with CHF 3 can be neglected with respect to 'inhibiting capacity' under the high etch rate condition. In fact, the drop in the etch rate-while increasing the CHF 3 flow-can be explained solely by the increase in pressure as demonstrated by the same drop in the etch rate caused by the mixing with 'non-reactive' argon (compare 200 sccm Ar additive and 100 sccm CHF 3 additive-both giving rise to 14 Pa reactor pressure-in figure 20) . Moreover, turning on the CCP source has little effect on the ER (figure 21), showing once again the lack of an inhibitor. The change in etch rate with temperature is, of course, still caused by the activation energy barrier (or rather hump) of 3 meV hampering spontaneous etching.
It should be noted that SF 6 + CHF 3 mixes DO result in directional profiles, if only for low speed etching [187, 212, 215, 219] and also the mixing of CHF 3 into SF 6 + O 2 mixes, in the case of high speed etching, clearly shows improved profile quality. Seemingly, the CHF 3 gas is sufficiently strong only when the fluorine pressure is not too high or when recombination is limited due to operating plasma without a diffusion zone. The effect of C 4 F 8 mixing is more remarkable. After a strong drop in the etch rate at a 6 sccm flow (the minimum flow of 1.5% full scale allowed by the 400 sccm mass flow controller), the etch rate drops further but less strong. The sudden increase in pressure at 6 sccm C 4 F 8 additive (15 Pa!) is again believed to be an important contribution to the fall of the etch rate. Another strong effect decreasing the etch rate further is that the products of the C 4 F 8 plasma (i.e. CF 2 radicals) conflict with the products of the SF 6 plasma (i.e. F radicals). Both products combine to form 'harmless' CF 4 . When the CCP is switched on, the etch rate increases with applied power ( figure 21) . However, the influence is less pronounced as in the case of oxygen mixes.
Conclusion: mixed processes
For the maximum full wafer etch rate of about 7 μm min −1 at −120
• C-as found in the previous section and figure 9-about 30 sccm oxygen is needed to halt etching. And 10% of 50 W LF power is needed to start directional etching. At higher temperatures, the amount of oxygen needed to halt etching increases with roughly 1 sccm per degree. The decrease in the etch rate is not found for CHF 3 and for C 4 F 8 ; the decrease is largely caused by destructive radical interference. Therefore, both CHF 3 and C 4 F 8 are excluded to perform fast mixed-mode DRIE.
Pulsed processes (SF 6 /x)
The first paper on pulsed etching goes back to the mid1980s when Tsujimoto at Hitachi published 'A new side wall protection technique in microwave plasma etching using a chopping method' (it is impressive to note that both the cryogenic mixed-mode technique and the room temperature pulsed-mode technique have been invented by the same team) [220] . The method prevents side etching by exposing samples sequentially, at intervals of several seconds, to separate gas discharges of SF 6 etching and CCl 4 sidewall film formation. The invention was patented in 1991 [221] and covered all the Cl and Br containing gases as the deposition gas. However, it was not until 1996 when Laermer at Bosch patented the use of fluorocarbon deposition gas that the chopped method started to flourish [222] . Ever since, pulsed processes have received enormous popularity. The main reason is evidently its robustness. However, only limited studies are found in the literature describing fundamentals on pulsed-mode processing [227, 267, 274] . Most 'studies' concentrate on application-specific problems and are of limited use for basic understanding. Moreover, no information is found on cryogenic pulsed-mode processes, probably because of the limited number of equipment available worldwide having this capability. For this reason, this review is a first step to fill this gap and it will show that cryogenic pulsed-mode processing has the potential. As in the case of mixed-mode etching, the starting point is the fastest spontaneous etch rate for bare silicon wafers as found in the conclusion of section 3. Because the deposition-step time of the inhibitor t dep will degrade the etch rate, this time should be as short as possible with respect to the etch-step time t etch . For example, when t etch = 3 s and t dep = 1 s, the etch rate decreases by as much as 25%. Therefore, in this study, the step times are settled to a reasonable value and from there the inhibiting capacity is compared. The chosen step times are t etch = 4 s and t dep = 0.5 s, which saves 89% of the process time for etching. Regarding the exact mechanism behind directional etching in the pulsed mode, some dissension is found. Most believe that the deposition step is mainly conformal and the bottom removal takes place during part of the etch step, and therefore some bias is needed during the etch step. But at highbias values, the deposition step might be already directional due to ionic impact. The bottom of features are kept clean from deposit even during the deposition step [222] . However, it has been shown that typically bias encourages deposition, which would result in the opposite effect [145, 152] . It is difficult to prove one or the other as the true mechanism behind the found directionality because the bias is in most systems present during the whole etch cycle and even if the bias is changed between the steps, synchronization between the bias and the presence of the correct gas during this step is lagging and can drastically affect the outcome (see section 7.3). Nevertheless, the authors line up with the first group due to the relatively low-bias operation used in the current study and the following section treats this situation in some more detail.
When the deposit is conformal, part of the etch time is 'lost' for removing the deposited layer directionally. This situation is depicted in figure 22 . From the beginning of the deposition step, a polymer starts to grow, mainly uniformly, at all surfaces exposed to the plasma. When the etch step starts, first this blocking layer has to be removed from the 'horizontal' surfaces due to the ionic impact. Then, the etching of silicon starts, which is mainly isotropic in nature and, due to the high etch rate, the non-mixed etch step introduces a pronounced undercut (and thus scalloping), which can be as large as 500 nm (4 s@7.5 μm min −1 ) due to the high etch rate. Clearly, scalloping is reduced at the lower etch rates or by fast switching. In order to increase the mask etch selectivity, it is advised to have the CCP power switched off not only during the deposition step, t dep , but also during the effective silicon etch step, t etch−effective , i.e. the bias is only needed while removing the deposited blocking layer in the beginning of t etch . Sadly enough, the chopped LF power mode of the system's software is not able to switch off the power during part of the cycle in pulsed-mode processing.
Oxygen pulses
With respect to oxygen pulses and high speed etching, we can be very short: no satisfying decrease in the etch rate is observed except at −120
• C (figure 23). Although this would be the end of this idea, oxygen can nicely 'fine tune' profiles and prevent sidewall erosion, although the main directionality is caused by, for example, an SF 6 + O 2 mix [297] . Moreover-as in the case of mixed-mode CHF 3 processing-when the fluorine pressure decreases (= low etch rate), the effectiveness of oxygen pulses rapidly increases. Another interesting candidate for pulsedmode etching is the use of gases other than O 2 , which act as a SiO 2 precursor, such as TEOS (tetra ethoxy silane or equivalently tetra-ethyl-ortho-silicate) [122] , OMCTS (octamethyl-cyclo-tetra-siloxane) [140] or SiF 4 + O 2 pulses [116, 131, 141] which is quite similar to the approach in the RIE of Si with Cl 2 enriched with SiCl 4 to control the profile [87] . Such a process would deposit a thicker layer instead of the thin grown oxide. This thicker layer would trap ions, which counterbalances the IF and prevents the IAD to cause a negative taper. The key to understanding the difference between TEOS and silane is to note that in TEOS, the silicon atom is already oxidized: the conversion of TEOS to silicon dioxide is essentially a rearrangement rather than an oxidation reaction, with much reduced changes in free enthalpy and free energy. Plasma-enhanced deposition of oxides from TEOS (PETEOS) was first reported in the late 1960s. Extensive commercial development was performed in the 1980s. Modern commercial processes employ parallelplate showerhead reactors with RF plasma excitation, typically operating at pressures of 1-10 Torr, with gas flows of a few slpm including a few tens to hundreds of sccm of TEOS. Bubblers or liquid injection is employed to deliver the TEOS, as in thermal CVD [142] . Like the fluorocarbon inhibitor, PETEOS inherently might cause nasty oxide deposits at the chamber walls causing flaking and 'dusty' plasmas. An alternative approach is use of oxygen pulses accompanied by negative dc pulses [121] . The negative pulse attracts O 2 species downwards the silicon wafer and rapidly oxidizes the surface.
Fluorocarbon pulses
The most widely used fluorocarbon (FC) deposition gas is C 4 F 8 , and numerous papers concerning applications of this technology in micromechanics are found. Fundamentally speaking, there is still a lot to discover. For example, othermore stable and/or much cheaper-gases such as CHF 3 are rarely studied [190] although this is not completely justified as proven next. Figure 24 shows the influence of the FC additive on the inhibiting etch rate and largely resembles figure 20 (when using the identification 100 sccm mixed ≈ 50 sccm pulsed at 4/0.5 s). In the case of CHF 3 pulses, the inhibiting capacity increases conveniently while lowering the temperature, although not as pronounced as for oxygen mixing. The C 4 F 8 additive is, as expected, very strong in inhibiting strength due to the high CF 2 production, which is the building block of the FC layer. Clearly, both gases show enough inhibiting strength, and for C 4 F 8 the inhibitor is present even up to room temperature. As observed in figure 25 , when the power is switched on the inhibitor is removed, which was found before in the case of mixed oxygen. For example, at a 10 sccm C 4 F 8 flow and −120
• C, 5% of 50 W LF power is sufficient to regain full etch speed.
Again, in figure 26 , the difference in the etch rate between biased power values and zero bias is plotted. Although the curves are not as nicely peaked as the oxygen example of figure  18 , the setting for optimum directionality can be deduced from this graph relatively easily.
Etching in the pulsed mode enables a controllable undercut while keeping the profile straight, as will be shown further on with the help of table 1. Because of this, structures with small lateral dimensions can be removed. In the case of micromachining it is an effective method to prevent black silicon, as black silicon is caused by (resputtered) nanosized material while maintaining highly anisotropic etching without a sufficient undercut. Finally, in figure 27, SEM pictures of the base of some silicon pillars show the barbed but straight sidewalls possible with room temperature pulsedmode etching (compare this to figure 19 ). figure 19 ).
Conclusion: pulsed processes
In the case of high speed pulsed-mode etching, O 2 has insufficient inhibiting power to halt lateral etching for most of the conditions performed in this study. Only at −120
• C, the result is satisfying and able to compete with FC gases. The use of C 4 F 8 is found to have an extremely strong blocking capacity, for only very small amounts of gas are needed to block etching. CHF 3 is more easily tuned although its capacity is quite limited, resulting in an observable undercut at room temperature. This undercut can be minimized while lowering the temperature down to cryogenic conditions. Although pulsed-mode DRIE loses some etch rate with respect to the mixed mode due to the deposition step, it can gain a lot in mask selectivity because the CCP bias is needed for only a brief period of the pulse cycle.
Mask erosion
Until now, only the etch rate of silicon has been considered. Of course, the mask erosion rate is a subject of study too.
The most preferable mask material is a photoresist (PR), but its erosion behaviour is quite sensitive for temperatures close to its glass transition (around 100 • C). For this reason, first silicon dioxide (Ox) is selected as a mask in order to unravel the erosion phenomenon easier. For the same reason, initially pulsed oxygen plasma has been chosen-instead of pulsed CHF 3 or C 4 F 8 -because the latter processes are prone to FC deposition. This deposition depends on the plasma setting and therefore it is difficult to predict. But before continuing with erosion, some words are needed on the unit enabling directional etching: the CCP source.
CCP source
The subject of the CCP power source is quite delicate. Two sources are available as follows. One is an RF source operating at 13.56 MHz, which matches the plasma by way of two capacitors ('load' to match the 50 output resistance of the source and 'tune' to compensate for any complex impedance caused by the plasma). The matching is automated by way of sensing the forward and reflected power with a phase and magnitude detector. The other is an LF source, which tunes the source with the plasma using frequency matching typically around 260 kHz.
The frequency of the RF source is too high for the ionic species to track the electric field and thus will not cause ionic bombardment. The electrons are light enough to follow the field and therefore will deplete the plasma during part of the RF cycle due to capturing of the electrons by the cathode area. This electronic flux will leave the plasma at a positive potential: the dc self-bias V dc . This self-bias is on top of the plasma potential V p caused by the ICP source (this positive plasma potential is caused by electron capturing by the reactor walls). The total bias is such that the ionic dc flux is in balance with the electronic RF flux. The self-bias (together with the plasma potential) can be taken as a way to predict the erosion rate of materials which have no or limited chemical activity with the plasma radicals. On the other hand, the frequency of the LF source is less effective to mobilize the ionic species and will result in less self-bias. In this case, the LF cycle is directly responsible for the ionic bombardment. Because both positive and negative ionic species are directed towards the wafer by the LF source, no overall ionic charge streams to the wafer (the negative ionic species are caused by the affinity of SF 6 to capture electrons). This is attractive when insulating layers are present due to the absence of notching effects.
In general, to achieve reasonable high mask selectivity, the bias potential should be low. However, the 300 W RF source of the Alcatel tool is unable to apply a low power with sufficient accuracy and the installed 500 W LF source is even worse. Although it would have been logical to provide the system with a low power RF source, together with a more sensitive phase and magnitude detector, Alcatel has chosen for chopping the LF power in order to provide more accuracy at the lower power settings. The drawback is that there is no indication of 'total ionic power' towards the wafer available, and therefore the mask erosion rate is difficult to predict. Moreover, the chopping frequency can interfere with the plasma pulses violently into beats which might cause unexpected results. To get around this problem, the chopping frequency should be much higher than the frequency of the plasma pulses. But now it is necessary to have the power source fast enough (the slew rate) to settle for the requested value.
There is a clear distinction of the chopped power mode with respect to varying the applied continuous power. In the latter case, the bias voltage changes and therefore the kinetic energy of the individual ionic species changes too, while the total flux of the ionic species is mostly unaffected. In contrast, when the power is chopped the ionic kinetic energy is unaltered, but now the ionic current increases with the duty cycle. Under specific conditions (see next), the ionic bombardment scales almost linearly with the duty cycle and a linear relation with the erosion rate is expected, which is a preferable mode of operation.
There are few options to operate the chopped LF power. In the first place, it is possible to fix the chopping ratio (e.g. 10 ms ON time and 90 ms OFF time) and vary the LF power value. Figure 28 (left) shows a plot of the LF power set against the measured power using a Bird Thruline Watt meter. Evidently, the delivered power has a complex relation with respect to the power setting. Although one might expect that the actual power is 10% from the LF power set (the dotted lines in figure 28 (bottom)), at higher power settings, the actual power delivered is much more (e.g. at 50 W, we measure 10 W instead of 5 W). Alternatively, the LF power can be fixed (e.g. 50 W) and the chopping ratio is altered by tuning the ON time at a fixed cycle time (e.g. ON time + OFF time = 100 ms). Figure 28 (middle) indicates even more complex behaviour. The behaviour might be related to the ON time coming close to the rise time of the LF source. Finally, we might fix both the LF power and the ON time and vary the cycle time by changing the OFF time ( figure 28 (right) ). In this case, the rise time of the LF source will not interfere because it is fixed (as bad as it might be). Clearly, the behaviour is more predictable and the delivered power scales almost linearly with the duty cycle. the oxide. This contradicts the secondary loading effect as proposed by Muller [314, 315] . However, the 'proof' of the secondary effect is weak and will not be considered further. This means that the erosion rate is taken to be a physical process with minor contribution of the fluorine radicals. As expected ( figure 29 (top) ), the erosion rate ER Ox depends almost linearly on the percentage of the LF power applied to the cathode. This is because the amount of ionic species coming from the plasma glow and attracted with the LF source linearly depends on time and consequently on the percentage of the LF power supplied. It is also observed that at 0% LF power (that is, the power is switched off), the oxide mask continues to erode. This 'zero bias' erosion is caused by the plasma potential which will deliver a constant stream of ionic species to its surrounding-including the cathode area where the wafer is located-to compensate for the loss of electrons during part of the ICP RF cycle. From the intersection of the curves in figure 29 (top) with the x-axis, the contribution of the plasma potential is estimated to be roughly 0.5 W. As the plasma voltage is assumed to be about 25 V, the ionic current towards the wafer is 20 mA, which is not in accordance with the result of figures 43 and 19. It is also noticeable that at lower percentages of the LF power (<10%), the relative influence of the temperature increases and at −120 • C the erosion rate drops to a value below 10 nm per minute. As the ionic flux lowers, the inhibitor has to be lowered too in order to prevent black silicon. However, due to the decreased inhibitor growth, the fluorine pressure will have a stronger influence and will start to penetrate the FC layer and undercut structures. Although the cryogenic technique will strengthen the inhibitor, the fine tuning becomes more sensitive and trial-and-error hands-on experience is needed under low power and low temperature conditions.
Oxide mask erosion
Next, the pulsed gas is changed from O 2 to CHF 3 , i.e. SF 6 /CHF 3 = 400/200 sccm = 4/0.5 s, ICP/CCP = 2500 W/50 W, 110 mm SH, 15% throttle valve. It is observed in figure 29 (bottom) that in most respects, the oxide erosion rate caused by pulsed O 2 and CHF 3 resembles each other. Only at the lower temperatures and LF powers, the etching stops and even redirects to FC deposition for the pulsed CHF 3 mode. The explanation is that for oxygen pulses, no oxidation of the mask can occur and the erosion rate is largely undisturbed. In contrast to CHF 3 pulses, the oxide gets passivated by fluorocarbon deposits and this layer has to be removed first when the SF 6 pulse starts (figure 22).
Resist mask erosion
Subsequently, the influence of the chuck temperature on resist erosion with pulsed CHF 3 is determined. In all cases, the epoxy resist (1700 nm thick Olin 907-17) has been baked on a hotplate for 30 min at 150
• C to prevent cracking at cryogenic temperature [191, 307] . In order to find the resist erosion rate, the etching of the masked silicon wafer is continued until all the mask material is gone. By dividing the original mask thickness by the etched time, ER PR is calculated. Because it will be proven in section 7.6 that silicon loading influences the wafer temperature, 0.5% loading has been selected to minimize heat impact and to ensure that the wafer temperature resembles the chuck temperature. Figure 30 shows that the resist erosion rate (the plotted dots) is strongly affected by the chuck temperature which is indicative of activation-energycontrolled processes [187] . Indeed, the plotted Arrhenius curve, ER = ER sat exp(−qE act /kT), matches the experimental data well, assuming for resist an activation energy of about 25meV and ER sat = 195nm/min, whereas for silicon dioxide, which is less effected by temperature, 12 meV and ER sat = 42 nm min −1 are found. Only at higher temperature, the resist erosion rate does not fit the Arrhenius equation anymore, maybe because the saturation erosion rate increases quickly coming closer to the glass transition temperature of the resist or it might be that the fluorocarbon film thickness diminishes at higher temperature and increases the reaction probability.
As found in section 3.5 on the effect of temperature on the silicon isotropic etch rate, the deduced activation energy was 3 meV. This value is quite different from the about 100 meV value found by others [29, 60, 99] . However, as pointed out by Winters and Coburn [29] , ' . . . This result illustrates quite clearly the care required when interpreting a surface-reaction-rate as a function of temperature. Surface reactions frequently depend upon the chemical composition of the surface, surface coverage, and surface structure as well as on energetics. Therefore, it is usually not safe to draw conclusions on the basis of activation energies alone without knowledge about surface conditions . . . '.
It is imaginable that the high activation energy as found by Flamm is caused by a thin reaction layer (SiF x ) at the silicon surface, causing the reaction to slow down. This layer would be difficult to remove because Flamm used a purely chemical etch of silicon by XeF 2 . In our case, there is a continuous supply of ionic bombardment due to the plasma potential. This potential of about 25 eV is by far enough to sputter etch the 'passivating' reaction layer and therefore revealing the reaction energy of silicon (dioxide) with fluorine.
Although the oxide mask erosion is not affected by the silicon loading, the resist clearly is. Figure 31 shows a plot of the resist erosion rate as a function of temperature for various loading. It seems that higher silicon loading causes a higher resist erosion rate. However, this is only indirectly true. First of all, higher silicon loading will cause the atomic fluorine concentration to lower and so the plasma gets milder and would relax its impact on the resist, so in a way the opposite effect should have been observed [314] . In fact, using figure 44 as shown in section 7.6, due to exothermal heat and ionic impact the temperature of the wafer will rise substantially. Figure 31 shows that this rise is approximately 40
• between the 'non-loaded curve' of 0.5% silicon and the 'heavy-loaded curve' of 50% which resembles the outcome of figure 44 ( T ∼ 20
• C) to some extent. However, it is noted that for high raised silicon structures such as ridges, plates or pillars, it is increasingly more difficult to maintain the chuck temperature at the mask location throughout the whole etching process due to strong heat flow through these slender silicon structures from their top to their base (figure 32). As a consequence, the erosion rate will increase rapidly in the final stage of etching. In our case, 50% loading is rather perceptual for this effect and explains the extra offset of 20 . Therefore, it is concluded that silicon loading does not affect the resist erosion rate by itself but rather indirectly through its impact on the wafer temperature. Anyway, proper cooling of the wafer, for example with an electrostatic clamp, is mandatory to guarantee the lowest possible erosion rate under the given conditions, although the influence of high raised slender structures on the erosion cannot, of course, be eliminated in this way.
A strong and complex influence on the resist erosion rate is the CCP power. Clearly, the higher the bias or current, the more erosion will take place. Figure 33 shows that doubling the CCP input roughly doubles the saturation erosion rate too. Again, at higher temperatures, the experimental data start to depart from the Arrhenius behaviour maybe due to a lack of an FC inhibitor. Quite remarkably, the offset from the Arrhenius behaviour at higher temperature is much more pronounced for the low-bias condition than it is for the high bias. This might be caused by plasma-induced reinforcement of the linear epoxy resin due to cross-linking, making it much difficult for radicals to attack the carbon backbones, but this is a wild guess. The low-bias condition leaves the resist undisturbed and the linear chains-cut by the ionic impact-quickly erodes.
Etch selectivity
In general, the etch selectivity (ES) has a major impact on the process flow. The higher the ES, the easier it gets. With the help of figures 9 (activation energy silicon), 11 (influence of the silicon load on the silicon etch rate), 25 (directional etch rate silicon) and 29 (influence of temperature and CCP LF bias on the oxide erosion rate), it is possible to make a surface plot of the initial etch selectivity ES ini as a function of temperature and bias at several loading cases for pulsed CHF 3 ; see figure 34 . As before, it is needed to define initial because otherwise the RIE lag would interfere with the outcome. Clearly, the selectivity rises towards values approaching 1000 at lower temperature and low silicon loading cases. This selectivity can even be improved further while increasing the pressure (to lower the plasma potential) or adopting the synchronized three-step mode as will be formulated in section 7.3. It is noted that when the selectivity is increased beyond 1000, the development of black silicon starts to become prominent. Under these conditions, the sources of black silicon nucleation should be addressed carefully (like clean wafer and reactor surfaces).
Results and discussion
After the 'coarse' recipes for directional etching have been found in the previous sections, now the recipes are fine tuned for maximum performance with patterned wafers. After some general remarks, the pulsed-mode performance is treated followed by puffed and three-step modes. Then, the effects of loading, heat, lag, uniformity and etch selectivity are highlighted. Table 1 presents in a nutshell the high speed DRIE performance of mixed-mode and pulsed-mode DRIE for various mask materials, inhibitors and temperatures. Due to the low silicon load of 0.5%, the etch rate approaches the saturation etch rate (section 3. While performing the 'masked silicon' experiments to fill in table 1, it was found that the oxygen level to suppress the etch rate and to enable directional etching in mixed-mode DRIE was far less than expected from figure 15 (bare silicon). It was predicted that a fall of the inhibiting etch rate towards less than 20% of the maximum isotropic etch rate would be adequate to perform directional etching. Indeed, settling the flow on the solid diamond marks-as indicated in figures 20, 23 and 24-gave satisfying directional profiles. However, settling the oxygen flow in mixed-mode DRIE at the solid diamond marks in figure 15 , no etching was observed for the resist and the oxide mask at all, although the chromium performed as expected. It was necessary to decrease the oxygen flow substantially, towards the levels indicated by the open diamond marks in figure 15 . It became clear that silicon loading affects the directionality of mixed-mode DRIE violently. The reason for this misbehaviour will be explained (section 7.6), but first the table (with the adapted oxygen flow) will be treated. If we compare the result of mask materials, it can be seen that the sidewall protection with the resist as a mask is always stronger (less undercut) than the oxide mask [192] . Seemingly, the erosion of the resist provides additional material to strengthen the walls [202] . In contrast, the result of the chromium mask with respect to the other masks is in essence always more isotropic. This might be caused by a catalytic action of the chromium layer as suggested by Fedynyshyn [55, 57] , but seems to be unlikely because the etch rate cannot be amplified due to supply limitation (see section 3.7). In contrast, we observe a lower etch rate and rougher etch bottom. A more probable cause is the local deactivation of the oxygen atom into an oxygen molecule at the Cr surface, because we observe a kind of a deactivated inhibitor. This seems to be caused by resputtered Cr material from the mask into the etching structure. It should be noted that the use of chromium as a mask will not always result in isotropic behaviour in the case of mixed-mode O 2 . We only need much more oxygen to trigger directionality and this would degrade the etch rate. In general, machining straight profiles is far easier in pulsed-mode DRIE than in mixed-mode DRIE. In mixed-mode CHF 3 , it is never even found and in the figure 3 , the slope of the sidewall depends on the dimension of the etching features. In contrast, pulsed-mode CHF 3 and C 4 F 8 are excellent candidates to perform high speed directional etching. They show an identical result when the flow of CHF 3 is roughly 30 times the flow of C 4 F 8 . Pulsed-mode O 2 performs well only at −120
• C but can be a strong candidate if IC compatibility counts (see later).
The amount of gas needed for a comparable directional result decreases rapidly while lowering the temperature; the etch rate increases [187] due to the decreased presence of the inhibitor (the latter even while the spontaneous etch rate of silicon would normally decrease when lowering the temperature; see figure 9 ). For pulsed-mode C 4 F 8 at −120
• C, we were forced to use 6 sccm, which is in fact too much but could not be lowered due to the lower limit of the MFC. For this reason, the profile shows more directionality and the etch rate is a bit lower. Identically for pulsed-mode CHF 3 , the MFC is restricted but now at the upper limit of 200 sccm. For this reason, the profiles show more undercut at higher temperatures because of an insufficient inhibitor.
Finally, (mixed) oxygen DRIE is in direct conflict with (pulsed) fluorocarbon DRIE, because the latter 'contaminates' the system with FC deposits. It seems that a choice is necessary: oxygen-based or fluorocarbon-based DRIE, but never both of them together using the same system. It seems logical to choose pulsed-mode fluorocarbon DRIE because the process is very robust (the etch result is fairly independent of the mask material, temperature, gas flow and reactor history). Moreover, fluorocarbon wins from oxygen because the table shows excellent results up to room temperature. But, looking closer, at lower temperature we gain an etch rate and we save gas so it could be economically favourable to use chillers or even cryostats. More important, cryogenic pulsed-mode O 2 DRIE has the advantage of being more compatible with IC processing due to the lack of FC residue. Considering all characteristics mentioned, mixed-mode DRIE is excluded for being a convenient candidate to perform next generation DRIE, and the battle between oxygen and fluorocarbon pulsed-mode DRIE can begin. Therefore, next we will take a closer look at pulsed-mode processing. Figure 36 shows magnified views of the 'best sidewalls' of the pictures as presented before in the right two columns of table 1: pulsed-mode fluorocarbon DRIE. It shows groups of four sidewalls (0, −40, −80 and −120
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• C) in a single shot to enable trends to be seen. Clearly, the ER increases at lower temperature while the profile remains constant. Only at −120
• C, the ER decreases while the profile straightens and black silicon emerges for C 4 F 8 ; however as already explained, this is unavoidable due to the lower limit of the MFC (although it is of course easy to replace the MFC with a low flow MFC). With respect to the CHF 3 collection, it is visible that the profile degrades at higher temperature (now caused by the constant 200 sccm flow restriction).
Although pulsed-mode fluorocarbon shows outstanding profiles, pulsed-mode oxygen shows promising results at −120
• C and has the advantage of preventing the FC residue, which could conflict with further cleanroom processing. Therefore, some improvements with respect to the etch recipe are studied next. Figure 37 shows cross-sectional views of sidewalls of trenches masked with patterned and baked resists and etched with slight modifications on the 'standard' pulsed oxygen mode at −120
• C. In figure 37 (left), the helium backside pressure is changed from 10 to 5 mbar and it results in stronger bowing of the profile due to the worsened sidewall passivation. The latter is caused by the higher wafer temperature due to insufficient cooling. When the pressure is increased to 22 mbar He, the profile is identical with 10 mbar He. Seemingly, 10 mbar He is just sufficient to guarantee sidewall protection. Less pressure will break the passivation and more pressure does not help. In the middle, the CCP power is changed from high (80 ms OFF time) to low power (380 ms OFF time). Clearly, bowing gets more pronounced at lower bias. This might be caused by the image force getting more prominent. Indeed, at lower bias, the ions travel slowly and have more time to deflect towards the sidewall. At the right, the oxygen pulse time is increased from 0.5 s to 1 s and it shows no change in the profile (for both 10 mbar and 5 mbar). We believe that oxygen passivation after 0.5 s 'settles' because the inhibitor itself blocks further growth (just like native oxide). Using the trend as found above, the pulsed-mode oxygen recipe at −120
• C for the oxide mask is adapted to create a more directional profile. This is done by increasing the CCP power to prevent ionic deflection toward the sidewall ( figure 38) . Indeed, the profile improves and resembles the resist mask result. 
Puffed mode performance
From the former results, it is learned that 'pure' pulsed-mode O 2 cannot deliver straight profiles. The inhibitor is or too weak and enables bowing or sufficient and blocks further growth. This in contrast with the pulsed CHF 3 or C 4 F 8 recipes where the inhibitor thickness can be deposited in large quantities, which results in changeable profile angles. In order to change the profile of the pulsed oxygen recipe a trick is introduced, which resembles the technique introduced by Boufnichel, but having an important different purpose [297] . Instead of using pure SF 6 plasma during the isotropic etch step, the mixed plasma of SF 6 and O 2 is used. This means that the mode of operation is both pulsed and mixed. This new type of operation will be referred to as a puffed mode from hereon (to honour Boufnichel who introduced this word). Figure 39 (top) shows 50 μm lines with the resist mask and puffed oxygen at −120 • C and (SF 6 + O 2 )/O 2 = (400 + x)/200 sccm for varying x. Clearly, the profile becomes more and more straight when increasing the oxygen additive in the mixed etch step. At 30 sccm oxygen, black silicon appears which corresponds to the pure mixed mode (the black silicon can be suppressed by increasing the CCP power). The same trick can be performed to improve the profile at −80
• C (figure 39 (bottom)). Surprisingly, black silicon again starts to show up for 30 sccm of oxygen, although there is still undercut visible directly underneath the resist mask.
Three-step pulsed-mode performance
Pulsed-mode processing is commonly performed in a cycle using two separate steps: SF 6 etch and C 4 F 8 deposition (see figure 22 ). Although the two-step cycle is enough for most applications, for high aspect ratio processing the cycle is sometimes 'upgraded' with an additional step (e.g. oxygen) to clean the bottom of etching structures independent of the other two steps [281] . To have the maximum benefit of this three-step cycle, proper synchronization between both gas and bias pulses is essential as will be explained next. In general, the opening and transport of gas from the MFC towards the wafer needs time, whereas the application of the bias to the electrode is relatively instantaneous. Typically, the settling time of a MFC is 0.5 s (depending on the type and supplier) and the residence time, or rather travelling time, of gas between the MFC and the etching surface is roughly 0.3 s (0.1 s in the high-density region and 0.2 s in the diffusion zone (the value is, of course, depends on the pressure, flow and MFC location upstream the equipment). This delay will cause the bias for the bottom removal to be present 0.8 s before the oxygen arrives. Clearly, if the step time of one of the steps in the etch cycle approaches this delay, synchronization is lost and the etch result will become counterintuitive. Obviously, the MFC delay can be lowered using a faster responding controller, but the residence time cannot be lowered painlessly.
It is proposed to upgrade the software with a delay time module for the bias pulses to be in pace with the gas pulses. If properly designed, the delay module makes it possible to apply bias only during the bottom removal step and so it will minimize the ionic impact. This will increase the mask etch selectivity and lower the heat impact substantially (explained in a following section). Moreover, the extra bottom removal step can be performed at low pressure and therefore might improve aspect ratios.
The use of argon (or better, helium) as the bottom removal gas seems most suited, because it shows the lowest possible pressure at a certain throttle valve position ( figure 5 ). This is because of the lack of any radicals. Due to the low pressure, the IAD is sharpest and directional etching is optimized. However, it is quite possible that the CHF 3 or O 2 plasma creates more ionic species and, therefore, improves bottom removal efficiency. Anyway, this synchronized third step opens a window for a revolution in high aspect ratio etching which might resemble the introduction of pulsed-mode etching by Tsujimoto. Of course, the throttle can be adjusted too (full opening during the bottom clean step), but this asks for an additional delay module to guarantee synchronization.
ARDE
One of the most requested structures in MEMS processing is structures having large depth and small width, pillars, holes, dikes (ridges) and channels (trenches). The ratio of the etch depth ED to the width w is named as the aspect ratio AR = ED/w. Typical, the etch rate decreases while increasing the aspect ratio. This effect is called aspect ratio-dependent etching (ARDE)-also known as RIE lag-and is shown in figure 40 (bottom). The pictures are cross sections of trenches having a width from 1 up to 16 μm. Without any doubt, the smallest trenches are etched considerably slower and the etch rate of the low aspect ratio structure is diminished with respect to the low load situation ( figure 40 (top) ) due to macroloading. It is also noted that the etch profile of the trenches etched with pulsed DRIE is barely affected by the silicon loading, whereas those for mixed-mode oxygen turn into fully isotropic (the reason will be explained in an upcoming section). Although there is quite some controversy about what is causing ARDE [253, 258] , the authors believe that the IADand not Knudsen restriction [237, 271] -is the major source or-at least-can describe ARDE well [24, 236, 240, 254, 264, 291, 308] . In this IAD theory, the ED evolves in time as ED = ER ini t for t < t c and ED = ER ini √ (2t c t − t c 2 ) for t > t c [24, 264] . t c = wAR c /ER ini represents the critical time in which the so-called critical aspect ratio AR c is reached. It is the moment that the ER starts to divert from the initial etch rate due to ion shadowing (see figure 2 explaining the shadow effect). Figure 41 shows how the etch rate decreases with increasing time for different openings using this IAD theory with AR c = 5.6 and ER ini = 7.74 (μm min −1 ). The black dots are taken from measurements of circular holes with 5 μm diameter and clearly show a good match. A direct consequence of the IAD theory is that after sufficient time (t t c ), the ratio of the etch depth of two trenches having different widths will reach ED 1 /ED 2 = √ w 1 /w 2 . So if w 1 is four times w 2 , w 1 will etch twice as deep. Using the same distribution theory and almost identical plasma conditions, Wolderink showed a good match between the IAD theory and submicron holes (310-515 nm diameter) when assuming AR c = 6.7 and ER ini = 5.8 (μm min −1 ) [308] . Moreover, they observed the undercut to increase linearly with time. This undercut was included in the IAD theory and yielded the remarkable result that the aspect ratio was limited to about 15 in their study. The most promising solution to improve the AR max = 15 was concluded to be strengthening of the sidewall protection by, e.g., lowering the temperature or increasing the inhibitor flow.
Uniformity
Uniformity is most often considered when qualifying the etch rate and the etch profile. Typically, the etch rate is larger at the wafer edge than in the centre ('bull's eye effect'). The effect is caused by atomic fluorine depletion being stronger in the wafer centre. Luckily, the application of the inhibitor is able to compensate for this effect and therefore fairly uniform etching across the whole wafer is possible just by tuning the inhibitor strength (flow or temperature). Another way to tackle this non-uniformity in the etch rate is to introduce a silicon sacrificial ring on top of the device wafer [317] . This extra silicon (e.g. shaped by laser cutting) will act as a chemical pump and will absorb fluorine coming from the surrounding. The non-uniformity in the etch profile (including undercut) is largely caused by temperature differences across the wafer, the centre always being hotter than the edges of the wafer due to the bending of the wafer by the helium backside and the limited heat removal. This effect can be minimized by limiting the flux of heat (lower the etch rate) or installing an ESC.
The two directional processes of table 1 and puffed mode have been selected to show the performance with respect to uniformity across the wafer surface (profile and etch depth), and they are presented in figure 42 . These are pulsed CHF 3 at −80
• C, pulsed C 4 F 8 at −80 • C and puffed O 2 at −120
• C. Clearly, all the processes show good results: both the etch profile and the etch rate are very stable across the wafer (better than 1%). Puffed oxygen is a little slower, but this is due to the stronger passivation causing also the slope to be more directional.
Heat management-silicon loading and mask conductivity
In table 1, the silicon loading has been kept low by masking a considerable area of the silicon wafer. This has been done on purpose; in section 3.6, it became evident that the cooling ability of the helium is limited and temperature uniformity is not trivial due to wafer bowing. The consequence of this 'certainty' is that at high powers, the wafer temperature increases with respect to the temperaturecontrolled supporting chuck [191, 192] . Part of the heat comes from the plasma and is caused by the ion current density (ruled by the ICP source) times the voltage drop (controlled by the CCP power source and plasma potential) [332] . The other part emerges from the etch reaction heat and is ruled by the silicon loading times the etch rate (this etch rate depends on Mogab's equation of loading and on the square root of time for a high aspect ratio as has been found before). Also, a heat flux due to convection, radiation and/or Eddy currents exists, but these fluxes are calculated to be minor for the high rate conditions considered in this study [339] . Finally, there is no indication that photon heating caused by the plasma glow is relevant, but this effect might become important when strongly absorbing resist layers are used.
The effect of loading and mask conductivity is shown by using the formulae from the previous sections. For the exothermal reaction heat, it is assumed that all the heat coming from the transformation of the Si-Si bond into a Si-F bond is absorbed by the wafer. The average single-bond enthalpy of Si-Si is 177 kJ mol −1 (1.83 eV) and that of Si-F is 541 kJ mol −1 (5.61 eV). The silicon interatomic distance is about 1 4 nm, i.e. 64 [191] . If we assume that the overall etch reaction resembles Si + 4F → SiF 4 , the exothermic reaction heat is 4(541-177) = 1456 kJ per mol Si removed. Thus, the removal rate produces about 2 J cm −2 s −1 = 2 W cm −2 [338] . This heat will create a temperature drop across the helium interface of about 26 K (see figure 10 (right) ). For the ionic heat, two contributions are considered: the ICP and the CCP power sources. For the ICP source operating in the high-density mode, a current density of 8 mA cm −2 is assumed [76, 295] . This assumption is validated by plotting the bias voltage as a function of the CCP RF power as shown in figure 43 , but it is in conflict with the result of section 6.2. The RF power source has been tuned manually for optimum matching, i.e. optimum self-bias with the help of the load (L = 616) and tune (T = 510) capacitors. It is noted that the ion density scales almost linearly with the source power [153] and with the cubic root of pressure ('cubic' due to the three degrees of freedom the electrons have inside the plasma glow). If we assume 25 V plasma potential for T e = 4 eV [154] , the ICP ionic heat flux is estimated as 0.2 W cm −2 , resulting in T = 3 K. With respect to the CCP contribution, the problem is somewhat easier; it can never exceed its settings, i.e. no more than '10% of 50 W = 9 W' LF CCP power ( figure 28 (right) ) is available, which is about 0.13 W cm −2 . Together, these assumptions would result in a heat flux of up to 2.3 W cm −2 for full wafer etching. Both contributions are displayed in figure 44 as a function of the loading. The curve representing the metallic mask always shows a higher temperature drop because the ionic heat is always at maximum. For the insulating mask, this ionic drop increases linearly with the silicon loading due to charging of the mask. Note that the figure is meant to be qualitative and not quantitative due to large uncertainties in the assumptions made. Nevertheless, the influence of the mask conduction and silicon loading exists, and they have pronounced impact on the etch performance. For instance, for the mixed oxygen case as found in figure 40 , the profile turns into fully isotropic when the loading is changed from 0.5% to 60%. The reason for this is that the temperature increases by 23 K at a 60% silicon load with respect to a 0.5% silicon load. In table 1 for the chromium mask and mixed oxygen DRIE no anisotropy is found, whereas the etch rate for the oxide and the resist mask is strongly inhibited. (One possible reason for this is that the temperature increases by 4 K for the chromium mask with respect to the resist mask. Another, probably better, explanation is that the chromium mask deactivates the oxygen radicals). So to end with an overall conclusion, the heat impact can cruelly influence the anisotropy for mixed oxygen processing due to the fragile oxide layer at the structure's sidewalls. Again, pulsed DRIE shows its superiority with respect to robustness (compare figure 40 mixed with pulsed) .
DC plasma
Up to this point, the profile control of the plasma is facilitated by way of the CCP source, being it RF or LF. This directionality is obtained from the self-bias which accelerates the positive ionic species across the plasma sheath (i.e. the dark space) [355] . However, in this way the sheath voltage is difficult to control or badly monitored. To improve this, a logical method would be to apply a well-known dc bias voltage to the cathode electrode on which the patterned silicon wafer rests [353] . However, for dielectric materials-, such as resist and oxide masks, this method causes serious problems. In a dc-biased discharge, the electron and ion currents through the sheath are not equal, which will cause charge accumulation on the insulating mask. The voltage produced by the accumulated charge alters the sheath voltage, reduces the erosion rate and-more important--changes the etching profiles by redirecting the electric field lines crossing the sheath region. Therefore, this technique is hardly used in microfabrication. Nevertheless, for instructive purposes, the Adixen plasma etching tool was modified to implement a dc source at the cathode electrode. Figure 45 shows the quite bizarre profiles caused by the applied dc and it clearly indicates the importance of the ionic species in the DRIE plasma. In figure 45 (top), it is observed that the width of the silicon trench is less than the width of the original resist pattern [352] . Because of the insulating property of the resist, a resist pattern will charge negatively with respect to the plasma (the so-called floating potential)-but positively with respect to the underlying silicon substrate-during etching in order to draw zero net current. In contrast, the exposed conducting areas of the wafer will draw a net current and the lines of the electric field in the plasma sheath will be distorted at the edges of an etched feature in the vicinity of the resist or the oxide. In the figure, this distortion results in convex etched walls which bulge strongly towards the interior on an etched groove [356] . Substrate biasing with an ac signal (RF or LF) through a blocking capacitor avoids this problem. Nevertheless, the high aspect ratio structures with mostly positive tapered profiles make the dc DRIE mode an attractive candidate for trench refill purposes although the mask design largely influences the subsurface profile development ( figure 45 (middle) ). When the resist mask is replaced by a chromium mask (figure 45 (bottom right)), the profile turns from positive to negative. Evidently, charge build-up of the conducting mask does not occur.
Conclusion and future
A commercially available modern plasma etch system has been tuned for best performance with respect to the sculpturing of masked 100 mm silicon wafers with sulfur hexafluoride (SF 6 ) as an etch medium. It has been found that the etch rate for bare silicon wafers reaches a global maximum of 8 μm min −1 at the highest available ICP power of 2500 W, setting the pressure for 1 Pa/250 W = 10 Pa and controlling the flow for 40 sccm/Pa = 400 sccm. This maximum means that the etch gas efficiency of fluorine reaches 17% i.e. overall Si + 4SF 6 → SiF 4 + 4SF 5 . Evidence is found that this reduced fluorine concentration at the wafer side is caused by radical recombination downstream the ICP source with a decay time of 0.2 s, halving the atomic fluorine every 150 mm of travel. Using this know-how, the model of Mogab from 1977 treating loading effects in conventional RIE has been modified to include the diffusion zone from state-of-the-art DRIE plasma etch equipment. The model is able to calculate the influence of loading, pressure and flow on the etch rate. Using this optimized setting, two types of commonly used techniques to achieve directional profiles by introducing an inhibitor gas are studied. In the first method, the inhibiting gas is continuously added to the etch gas and named mixed-mode etching. The second method adds the inhibitor chopped with the etch gas and is called pulsed-mode etching. It has been shown that for the fabrication of directional profiles, pulsed-mode DRIE is far easier to handle, more robust with respect to the pattern layout and has the potential of achieving much higher mask etch selectivity, and while in a mixed mode the etch rate is 10% higher and sidewall scalloping is avoided. Two types of inhibitor gases have been used: oxygen based (O 2 ) and fluorocarbon based (the usual somewhat unstable C 4 F 8 and the much cheaper and less harmful CHF 3 ). It is found that both pulsed-mode CHF 3 and C 4 F 8 are perfectly suited to perform high speed directional etching. They show an identical result when the flow of CHF 3 is roughly 30 times the flow of C 4 F 8 , and the amount of gas needed for a comparable result decreases rapidly while lowering the temperature from room down to cryogenic. The pulsed-mode O 2 shows only tolerable vertical results at −120
• C. Three types of widely used mask materials have been tested: photoresist, silicon dioxide and chromium. The resist is typically etched readily with oxygen radicals, so for this type of mask fluorocarbon DRIE is preferred. In contrast, the oxide is etched more easily with fluorocarbon reactants and thus oxygen-based DRIE is preferred. Chromium is resistant against both types of radicals but high bias will cause sputtering and redeposition on bare silicon and black silicon might appear. Moreover, heat impact is more pronounced for metal masks due to the conducting surface.
Thermal management is increasingly important when upgrading the etch rate, and helium backside cooling progressively limits the heat transfer. It is argued that the exothermic reaction and ionic impact are the main sources of heat that raises the wafer temperature, and both high silicon loading and metallic masks are show the weakness of the helium backside technique. In general, it is foreseen that hardware (and linked software) modifications will soon become available, which will enable three-step pulsed-mode operation, i.e. a separate biased step (e.g. Ar) is introduced to remove the bottom deposit in between the usual deposition and etch step. Both the deposition and etch step require no CCP bias; only the Ar bottom release step asks for ionic impact, and thus the incoming heat can be lowered substantially. Moreover, the selectivity can be improved considerably, which contributes to a convenient mode of operation. Finally, the low pressure condition during the argon step improves the sharpness of the ion distribution function and thus enables potentially higher aspect ratios. Of course, in such cases, synchronization is obligatory.
Considering all, mixed-mode DRIE is excluded from being a convenient candidate to perform next generation DRIE. The pulsed-mode fluorocarbon always performs well, whereas pulsed oxygen only scores cryogenically, the latter having the disadvantage of complicating the mask type (resist might crack) and asking for a liquid nitrogen infrastructure. Nevertheless, the cryogenic condition has the important advantage of improving mask selectivity substantially. Although considering DRIE robustness the fluorocarbon pulses could be preferred, with respect to 'cleanroom robustness' (compatibility) oxygen could be favoured. To 'upgrade' the pulsed-mode oxygen with respect to moderate temperature operation (easier to install chillers operating at −40
• C), few options are considered as candidates for future DRIE, simultaneously mixing and pulsing with oxygen (so-called puffed mode) or replacing oxygen with a stronger oxide precursor gas (such as TEOS). It is noted that oxygen DRIE is in direct conflict with fluorocarbon DRIE, because the latter 'contaminates' the system with FC deposits. It seems that a choice has to be made between oxygen-based DRIE and fluorocarbon-based DRIE. Never use both of them together, otherwise the consequence is to perform thorough reactor cleaning and conditioning. 
